CAPPING LAYERS FOR INCREASED THERMAL STABILITY OF IGZO THIN-FILM TRANSISTORS by Konowitch, Jason
CAPPING LAYERS FOR 
INCREASED THERMAL 




• Research being done is to show performance capabilities of IGZO devices
• Theoretically have higher mobility than thin-film-transistors made with amorphous 
Silicon at a price much lower than the cost of devices using crystalline Silicon 
• These devices have been fabricated in the past at RIT but, over time, devices were 
no longer  performing well, so a baseline process had to be re-established
• There are device stability issues that must be worked out which commonly 
attributed to the absorption of water into the passivation layer
• Adding different capping layers might yield more stable devices due to behaving 
as a better water barrier, inclusion of the capping layer has shown promise in the 
past
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Why Do the Devices Need to be Thermally 
Stable?
• After fabrication of the TFTs, further processing must be done to make functional 
flat panel displays
• Processing requires devices to have their temperature raised without 
compromising the devices 
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Thermal Stability Issue
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At only 140 °C, 












• Measure film thickness











• S/D, gate pad lift-off 
lithography
• S/D, gate pad metal 
deposition
• Lift-off
• Passivation/top gate dielectric 
TEOS
• Anneal




• Top gate lift-off lithography
• Top gate metal deposition
• Metal lift-off
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 Point of Split
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Starting Wafer
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Bottom Gate Lithography and Etch
37th Annual Microelectronic Engineering Conference – Rochester 







37th Annual Microelectronic Engineering Conference – Rochester 






50nm Bottom Gate Dielectric
IGZO Deposition
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50nm Deposited at Corning
IGZO MESA Lithography and Etch
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Si Substrate
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Top Gate Lift-off Lithography
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Si Substrate








• Completed wafers have initial testing done
• The wafers are then placed on a hotplate for an hour at a given temperature 
(normally 140-200°C)
• The same devices are tested and overlaid onto the initial plots for comparison
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Results
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Response to anneal time (3&4 hours)
without ALD capping layer
• Short channel devices show similar results
• Large devices show distortion only on the 
wafer with the 4 hour anneal
• Performance trends were noticed based 
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• Short channel devices were more resistant to 
shifting during thermal stress
• Long channel devices show greater shift and 



















• Different anneal and process 
treatments showed different 
responses to thermal stress
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4 hour anneal with 200°C ALD3 hour anneal with 200°C ALD
4 hour anneal with 150°C ALD 3 hour anneal with 150°C ALD
Results- ALD Treatments 
• Voltage shift extracted from I-V 
curves where drain current was 1nA
• The treatment of 3 hour anneal with 
200°C ALD deposition showed 
greatest resistance
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4µm 12µm 24µm 48µm
3hr 150°C -1.7V -1.4V -1.5V -2V
3hr 200°C -1.2V -1V -1.85V -2V
4hr 150°C -2.4V -1.4V -1.5V -1.8V
4hr 200°C -3.2V -2V -2V >|-5V|
Conclusions
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• Channel length was found to influence thermal stability; shorter devices 
were shown to be more thermally stable with a smaller voltage shift. 
• This length dependence was less pronounced in devices fabricated with an 
ALD Al2O3 capping layer.
• The 3 hour anneal with the 200°C ALD capping layer showed greatest 
promise in yielding thermally stable devices.
• Despite improvement, further investigation is required to remove this 
residual shift and permit higher temperature exposure (e.g. 200 °C).
Future Work
• Increased device sampling to identify dependence on wafer 
location
• Increase passivation oxide thickness 
- Challenge: coupled with anneal process
• Investigate other capping layer material options
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